A Stable High-Order Compensated Voltage Reference without Operational Amplifier Architecture
DOI: 10.23977/jeis.2025.100213 | Downloads: 10 | Views: 138
Author(s)
Zhen Zhang 1, Chao Geng 1, Bowen Sun 1
Affiliation(s)
1 Chip Design Department, Academy of Shenzhen State Micro Electronics Co., Ltd., Shenzhen, 518057, Guangdong, China
Corresponding Author
Zhen ZhangABSTRACT
A Stable High-Order Compensated Voltage Reference Without Operational Amplifier Architecture is proposed in this paper, which replaces the conventional clamp method in traditional designs. And the high-order compensation enables the low-temperature drift. Specifically, the current proportional to absolute temperature circuit generates a first-order voltage proportional to absolute temperature, which is used to compensate for the first-order characteristics of the transistor, thereby producing a second-order reference voltage. By integrating higher-order, it compensates for both the second-order and higher-order terms, achieving a low-temperature drift voltage reference. The proposed circuit is simulated based on 350 nm process, which features temperature coefficient of 7.074ppm/℃, PSRR of -78.34dB, phase margin of 81.64°, and line regulation of 1.232mV/V across the temperature range of -55℃ to 125℃ with supply voltage of 2.97V~5.55V.
KEYWORDS
High-Order Compensation, Voltage Reference, VBG_GEN CircuitCITE THIS PAPER
Zhen Zhang, Chao Geng, Bowen Sun, A Stable High-Order Compensated Voltage Reference without Operational Amplifier Architecture. Journal of Electronics and Information Science (2025) Vol. 10: 106-113. DOI: http://dx.doi.org/10.23977/10.23977/jeis.2025.100213.
REFERENCES
[1] Hu, J., Sun, J., Bai, Y., Xu, H., & Chen, Y. (2018). A novel 1.03 ppm/°c wide-temperature-range curvature-compensated bandgap voltage reference. IEEE.
[2] Ge, G., Zhang, C., Hoogzaad, G., & Makinwa, K. (2010). A single-trim CMOS bandgap reference with a 3σ inaccuracy of ±0.15% from −40°C to 125°C. IEEE International Solid-state Circuits Conference. IEEE.
[3] Guo, C., Zhang, G., Shao, C., Chang, K., Pu, Y., & Wang, Y., et al. (2024). A low-temperature compensated high-precision bandgap reference. 2024 6th International Conference on Circuits and Systems (ICCS), 263-267.
[4] Wang, C. C., Chao, K. Y., Sampath, S., & Suresh, P. (2020). Anti-pvt-variation low-power time-to-digital converter design using 90-nm cmos process. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 28(9), 2069-2073.
[5] Lee, S., H., Woo, J.-K., & Kim. (2010). Low-voltage bandgap reference with output-regulated current mirror in 90 nm cmos. Electronics Letters.
[6] Oshita, T., Douglas, J., & Krishnamoorthy, A. (2018). High-volume testing and dc offset trimming technique of on-die bandgap voltage reference for socs and microprocessors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1-9.
[7] Qu, J., & Wu, C. (2023). A low temperature coefficient wide temperature range bandgap reference with high power supply rejection. IEICE Electron. Express, 20, 20230104.
[8] Wang, L. (2023). A 6.435-nw, 26.2-ppm/℃ hybrid bandgap reference with stacked AVGS compensation in sub-threshold region. Microelectronics journal.
[9] Liao, J., Zeng, Y., Li, J., Yang, J., & Tan, H. Z. (2020). A 3.9 ppm/℃, 31.5 ppm/v ultra-low-power subthreshold cmos-only voltage reference. Microelectronics journal, 96(Feb.), 104706.1-104706.7.
[10] Andreou, C. M., & Georgiou, J. (2017). A 0.7 v, 2.7 μw, 12.9 ppm/℃ over 180℃ cmos subthreshold voltage reference. International journal of circuit theory and applications, 45.10, 1349-1368.
[11] Fu, X., Colombo, D. M., Yin, Y., & El-Sankary, K. (2022). Low noise, high psrr, high-order piecewise curvature compensated cmos bandgap reference. IEEE Access, 10.000, 13.
[12] Yan, Z., Zhang, B., Yang, R., Zheng, Y., Li, J., & Luo, Z., et al. (2025). A 1.2-v compact bandgap reference with curvature compensation technology. IEICE Electronics Express.
[13] Ming, X., Hu, L., Xin, Y. L., Zhang, X., Gao, D., & Zhang, B. (2018). A high-precision resistor-less cmos compensated bandgap reference based on successive voltage-step compensation. IEEE transactions on circuits and systems, I. Regular papers: a publication of the IEEE Circuits and Systems Society 12.
| Downloads: | 13481 |
|---|---|
| Visits: | 561352 |
Sponsors, Associates, and Links
-
Information Systems and Signal Processing Journal
-
Intelligent Robots and Systems
-
Journal of Image, Video and Signals
-
Transactions on Real-Time and Embedded Systems
-
Journal of Electromagnetic Interference and Compatibility
-
Acoustics, Speech and Signal Processing
-
Journal of Power Electronics, Machines and Drives
-
Journal of Electro Optics and Lasers
-
Journal of Integrated Circuits Design and Test
-
Journal of Ultrasonics
-
Antennas and Propagation
-
Optical Communications
-
Solid-State Circuits and Systems-on-a-Chip
-
Field-Programmable Gate Arrays
-
Vehicular Electronics and Safety
-
Optical Fiber Sensor and Communication
-
Journal of Low Power Electronics and Design
-
Infrared and Millimeter Wave
-
Detection Technology and Automation Equipment
-
Journal of Radio and Wireless
-
Journal of Microwave and Terahertz Engineering
-
Journal of Communication, Control and Computing
-
International Journal of Surveying and Mapping
-
Information Retrieval, Systems and Services
-
Journal of Biometrics, Identity and Security
-
Journal of Avionics, Radar and Sonar

Download as PDF