Education, Science, Technology, Innovation and Life
Open Access
Sign In

A Parallel GEM5-Based Simulation Infrastructure for Multicluster SoC Performance Evaluation

Download as PDF

DOI: 10.23977/jnca.2025.100113 | Downloads: 2 | Views: 117

Author(s)

Yuemu Fei 1

Affiliation(s)

1 Sunmmio Technology (Beijing) Co., Ltd., Beijing, 100080, China

Corresponding Author

Yuemu Fei

ABSTRACT

The rapid adoption of heterogeneous multicluster architectures in modern Systems-on-Chip (SoCs) has increased the need for scalable and accurate simulation tools. GEM5 continues to be widely used across academia and industry for microarchitectural exploration, yet its single-threaded event loop limits simulation throughput when evaluating SoCs composed of many interacting CPU clusters, GPUs, NPUs, and memory subsystems. To overcome this bottleneck, we propose PGSI (Parallel GEM5-based Simulation Infrastructure), a parallel simulation framework designed to extend GEM5 while preserving cycle-accurate fidelity. PGSI introduces cluster-level parallelism, a deterministic global synchronization barrier, a lock-free shared-memory emulation layer, and a cycle-accurate Network-on-Chip (NoC) timing model. Across PARSEC, SPEC CPU2017, MobileNet inference, and Android micro-services, PGSI achieves an average 3.4× speed-up over baseline GEM5 while maintaining <2% deviation in IPC, memory latency, and end-to-end execution time. PGSI demonstrates that cycle-accurate simulation of large heterogeneous SoCs can be parallelized effectively without rollback or hardware-assisted execution, providing a practical foundation for future architectural research.

KEYWORDS

Parallel Simulation; Cycle-Accurate Modeling; Heterogeneous Multicluster SoC; Network-on-Chip (NoC); Shared-Memory Emulation

CITE THIS PAPER

Yuemu Fei, A Parallel GEM5-Based Simulation Infrastructure for Multicluster SoC Performance Evaluation. Journal of Network Computing and Applications (2025) Vol. 10: 113-120. DOI: http://dx.doi.org/10.23977/jnca.2025.100113.

REFERENCES

[1] Binkert, N., et al. 2011. The gem5 simulator. SIGARCH Comput. Archit. News, 39(2), 1–7.
[2] Carlson, T., et al. 2011. Sniper: Exploring abstraction levels for scalable multi-core simulation. HPCA.
[3] Lowe-Power, J., et al. 2020. The gem5 simulator: Version 20.0+. arXiv:2007.03152.
[4] Mohammad, A., et al. 2017. dist-gem5: Distributed simulation of computer clusters. IEEE ISPASS.
[5] Qureshi, Y., et al. 2019. Gem5-X: A gem5-based system-level simulation framework. SpringSim.
[6] Reinhardt, S., et al. 1993. The Wisconsin Wind Tunnel. SIGMETRICS.
[7] Sandberg, A., et al. 2015. Full speed ahead: Detailed architectural simulation at near-native speed. IISWC.
[8] Schumacher, C., et al. 2010. parSC: Synchronous parallel SystemC simulation. CODES+ISSS.
[9] Wang, J., et al. 2014. Manifold: A parallel simulation framework for multicore systems. IEEE ISPASS.
[10] Zurstraßen, N., et al. 2023. par-gem5: Parallelizing gem5's atomic mode. DATE.

Downloads: 1723
Visits: 175000

Sponsors, Associates, and Links


All published work is licensed under a Creative Commons Attribution 4.0 International License.

Copyright © 2016 - 2031 Clausius Scientific Press Inc. All Rights Reserved.